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ABSTRACT 
 In this letter, we report a three-dimensional (3D) quantum mechanical simulation to 
investigate the effects of surface roughness scattering (SRS) on the device characteristics of Si 
nanowire transistors (SNWTs). We treat the microscopic structure of the Si/SiO2 interface 
roughness directly by using a 3D finite element technique. The results show that 1) SRS reduces 
the electron density of states in the channel, which increases the SNWT threshold voltage, and 2) 
the SRS in SNWTs becomes more effective when more propagating modes are occupied, which 
implies that SRS is more important in planar metal-oxide-semiconductor field-effect-transistors 
with many transverse modes occupied than in small-diameter SNWTs with few modes 
conducting. 
 
PACS numbers: 85.35.Be and 73.63.Nm 
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The silicon nanowire transistor (SNWT) is attracting broad attention as a promising 
structure for future electronics.1,2 Therefore, understanding carrier transport in Si nanowires 
becomes increasingly important. Careful studies are needed to experimentally characterize 
transport in SWNTs, but it is also clear that a theoretical understanding is similarly important. In 
this letter, we present a theoretical exploration of the Si/SiO2 interface roughness scattering, or 
surface roughness scattering (SRS)3-5,  in SNWTs. 
It is well-known that scattering due to Si/SiO2 interface roughness is important in planar 
silicon metal-oxide-semiconductor field-effect transistors (MOSFETs), and it is expected to be 
even more important in ultra-thin body silicon-on-insulator (UTBSOI) MOSFETs.3 For bulk 
MOSFETs, electrons are confined at the Si/SiO2 interface by an electrostatic potential well.  
Under high gate bias, the potential well is thin, electrons are confined very near the interface, 
SRS increases, and the effective mobility decreases. For UTBSOI MOSFETs, the confining 
potential is determined by the film thickness, and SRS can be enhanced by the roughness at the 
two interfaces.3 In a SNWT, the channel is surrounded by the Si/SiO2 interfaces, so one might 
expect SRS to dominate transport. We will show, however, that SRS may be less important in 
SNWTs than in planar devices because of the one-dimensional (1D) nature of the SNWT channel.   
Roughness at the Si/SiO2 interface affects carrier transport in the following ways. First, 
roughness produces a fluctuating oxide thickness, causing variations in the electrostatic potential 
inside the Si body and thus in the electron subband profile. In addition, roughness changes the 
thickness of the Si/SiO2 quantum well, inducing additional fluctuations in the subband energy and 
also variations in the wavefunction shape. The subband energy fluctuations, induced by both 
these effects, lead to fluctuating elements in the diagonal terms of the device Hamiltonian6,7  and 
act as a scattering potential (here we call it ‘Type I SRS’). At the same time, slice-to-slice 
variations in the wavefunction shapes along the channel produce deformation and coupling 
elements in both diagonal and off-diagonal terms of the device Hamiltonian,6,7 and consequently 
lower the transmission. (This effect has been named “wavefunction deformation scattering,”8-10 
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and we call it ‘Type II SRS’ here).  In this letter, we treat both effects without invoking 
perturbation theory by directly simulating the physically rough SNWT. 
 
In our work, we use a continuum, effective-mass description, and perform three-
dimensional (3D), self-consistent quantum simulations6,7,11 to investigate SRS in small-diameter 
(~3nm) SNWTs. The simulated structure is a gate-all-around SNWT with a rectangular cross 
section and a [100] oriented channel (see Fig. 1).  Following previous work on SRS3-5, we assume 
an abrupt, randomly varying interface between the Si and SiO2, parametrized by a root mean 
square (rms) amplitude and an autocovariance function.12,13 The statistical nature of the roughness 
will depend on the nanowire fabrication methods and may differ considerably from that arising 
during the high temperature oxidation of a planar Si surface. Nevertheless, since our objective is 
to discuss general insights into the physics of SRS in SNWTs, we will employ the roughness 
parameters for a planar (100) Si/SiO2 interface obtained from Ref. 12. Our use of a continuum 
level description may be questioned, but we believe that it is a useful first step that gives insight 
into how the magnitude and spatial coherence of potential fluctuations influence carrier transport. 
The microscopic structure of the Si/SiO2 interface roughness is implemented into the 3D 
simulator in the following procedure. We first discretize the simulation domain with a 3D finite 
element mesh6,7,11; each element is a triangular prism with a 2Å height and edge length, 
comparable to the size of roughness at the (100) Si/SiO2 interface.12  Next, we generate a two-
dimensional (2D) random distribution across the whole Si/SiO2 interface (unfolding the four 
interfacial planes into a sheet) according to an exponential autocovariance function,12 
22( ) mx LmC x e
−= ∆ ,                                                         (1) 
where Lm is the correlation length, ∆m is the rms fluctuation of the roughness and x is the distance 
between two sampling points at the interface. Based on the 2D random distribution, the types of 
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the elements at the Si/SiO2 interfaces may be changed from Si to SiO2 or reversely, to mimic the 
rough interfaces (see Fig. 1 b). 
 After the roughness is implemented, electron transport through the rough SNWT is 
simulated by using the non-equilibrium Green’s function approach14.  With a coupled mode space 
(CMS) representation,6,7,11 the wavefunction deformation due to the roughness is treated.  (The 
simulation methodology has been discussed in detail in Refs. 6 and 7.)  To emphasize the role of 
SRS on electron transport, we do not include any other scattering mechanisms, so coherent 
transport is assumed inside the device. (Oscillations in the current due to quantum interference 
might be expected, but the averaging over a thermal distribution of wavelengths that occurs is 
sufficient to suppress them.)  The length of the channel (10 nm) is long enough to ensure that 
sufficient averaging takes place so that sample specific effects are not observed. The simulated 
results for the rough SNWT are then compared with those for a device with the same geometrical 
parameters (e.g., nominal oxide thickness and Si body thickness) but smooth Si/SiO2 interfaces. 
By doing this, the effects of SRS on SNWT device characteristics can be clearly identified. 
 
Figure 2 plots the electron subband profile (left column) at the ON-state (VGS=VDS= 0.4V) 
in the simulated SNWT with rough and smooth Si/SiO2 interfaces. The corresponding 
transmission coefficients (right column) for both the rough and smooth SNWTs are also shown. 
Note that the modes are coupled in the simulation; we show them separately for illustrative 
purposes only. It is clearly seen in the Energy vs. X plot that the presence of the roughness 
significantly affects electron subbands, leading to Type I SRS as mentioned earlier. At the same 
time, the shape of the confined wavefunction also alters from slice to slice in the rough SNWT, 
which causes Type II SRS. To examine the significance of Type II SRS, we plot an Energy vs. 
Transmission curve (dot-dashed) for the rough SNWT calculated by the uncoupled mode space 
(UMS) approach6, in which only the variations in the electron subbands (Type I SRS) are 
included while the deformation and coupling terms (Type II SRS) are discarded. The fact that the 
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UMS approach significantly overestimates the transmission for the rough device infers that Type 
II SRS is of crucial importance and must be considered in the simulation. 
From the Energy vs. Transmission plot, we find that the difference between the 
transmission curve for the rough SNWT and that for the smooth device becomes more and more 
noticeable as energy increases. This is because as energy increases, more subbands (modes) 
become conductive and the coupling between different modes efficiently reduces the transmission 
in the rough SNWT. In other words, SRS becomes more significant as more modes conduct. As 
we will show later, this effect has an important impact on the role of SRS on SNWT device 
characteristics.  
 Figure 3 plots the IDS vs. VGS curves in a semi-logarithmic scale for both the rough and 
smooth SNWTs. The results show that there is a distinct threshold voltage (VT) increase caused 
by SRS – if we define VT as ( ) 7,  0.4V 2 10  (Amp)DS GS T DS SiI V V V W−= = = × ⋅ , where WSi is in 
nm, the VT increment is ~0.03V for the roughness parameters we used (Lm=0.7nm and 
rms=0.14nm) and varies little from sample to sample. The increase in VT due to SRS was 
unexpected and the reason for it is as follows. Due to SRS, injections at low energies are blocked 
in the rough SNWT, which reduces the density-of-states (DOS) near the band edge (see the Fig. 3 
inset). The lowered DOS near the band edge reduces the charge density in the subthreshold 
regime, and consequently increases VT in the rough SNWT. This effect would be modest in a 
conventional MOSFET with an energy-independent DOS above the band edge, but it becomes 
pronounced in a 1D wire with a singularity in the DOS at the band edge. 
 Finally, we explore the effects of SRS on the SNWT drain current above threshold. To do 
this, we compute a current ratio /Rough SmoothDS DSI Iβ =  at the same gate overdrive, VGS -VT, for both 
rough and smooth SNWTs. By comparing currents (rough vs. smooth) at the same gate overdrive, 
the effect of the VT increasing induced by SRS is removed. This allows us to examine whether the 
roughness can cause a significant reduction of SNWT ON-current by back-scattering. Fig. 4 
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shows the β vs. gate overdrive curves for the SNWTs with different wire widths and roughness 
parameters. Several interesting phenomena are observed. First, all the simulated structures display 
a decreasing β with an increasing gate overdrive. This occurs because more modes become 
conductive under higher gate bias, which, as described earlier, enhances SRS in the SNWTs.  
Second, based on the roughness parameters (Lm=0.7nm and rms=0.14nm) obtained from 
Ref. 12, the SNWT with WSi=3nm (solid) obtains a β≈0.9 at a typical ON-state condition (gate 
overdrive = 0.3V for a 0.4V supplied voltage). To explore the effects of Lm, two additional values 
(1.4nm for circles and 3.0nm for triangles) were examined. The results show that β is insensitive 
to Lm, as expected from the averaging over a distribution of wavelengths that occurs at room 
temperature and high drain bias (VDS=0.4V). In contrast, doubling the rms (diamonds) clearly 
degrades β at the same gate overdrive, indicating the importance of maintaining relatively smooth 
Si/SiO2 interfaces for the high performance application of SNWTs.  
Third, increasing the wire width reduces the strength of quantum confinement and thus 
increases the number of conducting modes in the SNWT. Our results (solid vs. dashed) clearly 
show that with a larger number of conducting modes in the wider (WSi=9nm) SNWT, SRS is 
much stronger than in the narrower (WSi=3nm) device. This observation also implies that SRS is 
more serious in a planar MOSFET, which can be viewed as a SNWT with a very large wire 
width. 
 
 In summary, we theoretically investigated SRS in SNWTs by performing a full 3D, self-
consistent, quantum mechanical simulation. The microscopic structure of the Si/SiO2 interface 
roughness was implemented into the simulator using the 3D finite element method. We found that 
1) SRS reduces the electron density of states in the channel, which increases the SNWT threshold 
voltage, and 2) SRS in SNWTs becomes more serious when more propagating modes conduct, 
implying that SRS is more important in planar MOSFETs with many transverse modes occupied. 
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This work provides important insights into the nature of SRS in SNWTs and suggests that SRS 
may not be as important in nanowires as it is in conventional, planar MOSFETs. 
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8 
REFERENCES: 
1Y. Cui, Z. Zhong, D. Wang, W. U. Wang, C. M. Lieber, Nano Lett. 3, 149 (2003). 
 
2F. –L. Yang, D. –H. Lee, H. -Y Chen, C. –Y. Chang, S.-D. Liu, C. –C. Huang, et al., IEEE 
Symp. VLSI Tech., Digest of Tech. Papers, 196, (2004). 
 
3F. Gamiz, J. B. Roldan, J. A. Lopez-Villanueva, P. Cartujo-Cassinello and J. E. Carceller, J. 
Appl. Phys. 86, 6854 (1999). 
 
4M. V. Fischetti, Z. Ren, P. M. Solomon, M. Yang and K. Rim, J. Appl. Phys. 94, 1079 (2003). 
 
5C. –Y. Mou and T. –M. Hong, Phys. Rev. B 61, 12612 (2000). 
 
6J. Wang, E. Polizzi and M. Lundstrom, J. App. Phys. 96, 2192 (2004). 
 
7J. Wang, E. Polizzi, A. Ghosh, S. Datta and M. Lundstrom, J. Comp. Electron. (in press). 
 
8K. Uchida, H. Watanabe, A. Kinoshita, J. Koga, T. Numata and S. Takagi, Int. Electron. Dev. 
Meet. Tech. Digest, 47 (2002). 
 
9H. Sakaki, T. Noda, K. Hirakawa, M. Tanaka, T. Matsusue, Appl. Phys. Lett., 51, 1934 (1987). 
 
10A. Gold, Phys. Rev. B 35, 723 (1987). 
 
11E. Polizzi and N. B. Abdallah, Phys. Rev. B 66, 245301 (2002). 
 
12S. M. Goodnick, D. K. Ferry, C. W. Wilmsen, Z. Liliental, D. Fathy and O. L. Krivanck, Phys. 
Rev. B 32, 8171 (1985). 
 
13T. Yoshinobu, A. Iwamoto and H. Iwasaki, Jpn. J. Appl. Phys., Part 1 26, 1447 (1994). 
 
14S. Datta, Superlattices Microstruct. 28, 253 (2000). 
 
 
 
 
9 
FIGURE CAPTIONS: 
FIG. 1   The schematic diagram of the simulated gate-all-round SNWT ((b) shows one slice of the 
wire with a specific interface roughness pattern). The source/drain doping concentration 
is 202 10× cm-3 and the channel is undoped. There is no source/drain overlap with the 
channel and the gate length is L=10nm. For the device with smooth Si/SiO2 interfaces, 
the Si body thickness is TSi=3nm, the wire width is WSi=3nm, and the oxide thickness is 
1nm. VS, VD, VG are the applied voltage biases on the source, drain and gate, respectively. 
 
FIG. 2   The electron subband profile (for the (010) valleys) and the corresponding transmission 
coefficients for the simulated SNWT (TSi=WSi=3nm) with smooth and rough Si/SiO2 
interfaces. The roughness parameters used are Lm=0.7nm and rms=0.14nm.12 The device 
is at the ON-state (VGS=VDS=0.4V), so the source and drain Fermi levels are equal to 0eV 
and -0.4eV, respectively. 
 
FIG. 3 IDS vs. VGS curves for the simulated SNWT (TSi=WSi=3nm) with smooth (solid) and rough 
(dashed with symbols) Si/SiO2 interfaces. (VDS=0.4V). Three samples (triangles, crosses 
and circles) of the rough SNWT are generated based on the same roughness parameters 
(Lm=0.7nm and rms=0.14nm) but different random number seeds. The inset illustrates the 
reduction of electron DOS at low injection energies caused by SRS. 
 
FIG. 4 Current ratio β vs. gate overdrive curves for the simulated SNWTs with different wire 
widths (WSi) and roughness parameters (Lm and rms). At all the cases, the Si body 
thickness is fixed to be TSi=3nm and the drain bias is VDS=0.4V. 
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FIG. 2  The electron subband profile (for the (010) valleys) and the corresponding transmission 
coefficients for the simulated SNWT (TSi=WSi=3nm) with smooth and rough Si/SiO2 interfaces. 
The roughness parameters used are Lm=0.7nm and rms=0.14nm.12 The device is at the ON-state 
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FIG. 3   IDS vs. VGS curves for the simulated SNWT (TSi=WSi=3nm) with smooth (solid) and rough 
(dashed with symbols) Si/SiO2 interfaces. (VDS=0.4V). Three samples (triangles, crosses and 
circles) of the rough SNWT are generated based on the same roughness parameters (Lm=0.7nm 
and rms=0.14nm) but different random number seeds. The inset illustrates the reduction of 
electron DOS at low injection energies caused by SRS. 
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FIG. 4   Current ratio β vs. gate overdrive curves for the simulated SNWTs with different wire 
widths (WSi) and roughness parameters (Lm and rms). At all the cases, the Si body thickness is 
fixed to be TSi=3nm and the drain bias is VDS=0.4V. 
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